

**Notice of References Cited**

Application/Control No.

09/607,421

Applicant(s)/Patent Under  
Reexamination  
TETZLAFF, THOMAS A.

Examiner

Samuel Broda

Art Unit

2123

Page 1 of 2

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-5,991,523 A	11-1999	Williams et al.	716/18
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)			
	U	Bening, "A Two-State Methodology for RTL Logic Simulation," Proceedings of the 36th Design Automation Conference, pp. 672-677 (June 1999)			
	V	Smith, "Set-and-See Switch-Level Simulation for VLSI Functional Verification," IEEE 39th Midwest Symposium on Circuits and System, Vol. 1 pp. 402-405 (August 1996)			
	W	Maxfield, "Xs' in Digital Simulation: Beware, Here be Dragons," EDN Access, downloaded text from <a href="http://www.e-insite.net/ednmag/archives/1995/101295/21df4.htm">http://www.e-insite.net/ednmag/archives/1995/101295/21df4.htm</a> (October 1995)			
	X	Van Genderen, "Network Initialization in a Switch-Level Simulator," Proceedings of the 1995 European Design and Test Conference, p. 596 (March 1995)			

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

**Notice of References Cited**

Application/Control No.

09/607,421

Applicant(s)/Patent Under  
Reexamination  
TETZLAFF, THOMAS A.

Examiner

Samuel Broda

Art Unit

2123

Page 2 of 2

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-			
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Anonymous, "IEEE Standard Multivalued Logic System for VHDL Model Interoperability (Std_logic_1164)," IEEE Standards Board, pp. 1-17 (March 1993) ✓
	V	Cheng et al, "A Sequential Circuit Test Generator Using Threshold-Value Simulation," 18th International Symposium on Fault-Tolerant Computing", pp. 24-29 (June 1988) ✓
	W	
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.